







# CS 315-01 Lab Sequential Logic Registers








How to store a 1 bit value?

SR Latch set / reset  
NOR gate





time

	R	S	Q	$\bar{Q}$	
↓	0	0	0	1	
	0	1	1	0	
	0	0	1	0	
	1	0	0	1	
	0	0	0	1	
	1	1	X	X	undefined

---

SR Latch

D Latch (clock)



D Flip-Flop

1 bit register


N bit register

Counter

# D Latch




# D Flip-flop




1 bit register


D Latch with CLR



1 bit register



# 4 bit Register



CLK  
□  
CLR  
□  
END